As digital semiconductor designs continue to grow larger, designers are looking to hierarchical methodologies to help alleviate huge runtimes. This approach allows designers to select and time certain ...
MOUNTAIN VIEW, Calif. — Promising a significant speedup in full-chip static timing analysis, Synopsys Inc. has introduced a new modeling approach, called Interface Logic Models (ILMs), for its ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results